Silicon photonics(SiPh) enables compact photonic integrated circuits (PICs), showing superior performance for a wide variety of applications. Various optical functions have been demonstrated on this platform that allow for complex and powerful PICs.
I. INTRODUCTION:
SiPh is emerging as a promising platform for building complex and powerful PICs. Its high index contrast not only allows for ultra-compact PICs, but also results in an enhanced light-matter interaction enabling efficient active devices such as high speed modulators. The inherent advantage of complementary metal-oxide-semiconductor (CMOS) compatibility of SiPh processes allows for scalable and low-cost production of PICs on 200 mm or 300 mm wafers. Nevertheless, the complicated assembly of light sources with Si PICs leads eventually to a high product cost, impeding the use of Si PICs in a wider range of applications.
In the past years, great effort has been devoted to establishing a mature technology for realizing the cost-effective integration of III-V-on-Si lasers and other non-inherent functionalities on Si PICs. Different approaches have been followed. Amongst the existing methods, the monolithic integration of III-V semiconductors on a Si substrate through hetero-epitaxial growth is the ultimate integration approach and while promising 1,2 , it is still at an early stage, with much work to be done on the integration of these process modules in the SiPh process flow and demonstrating the reliability and performance of the resulting devices.
From the hybrid integration approaches, flip-chip integration is mostly adopted in industry.
This approach allows to use the superior characteristics of readily fabricated devices such as III-V semiconductor lasers, amplifiers and photodetectors (PDs) and allows for pre-testing before assembly, enhancing the compound yield. The high alignment accuracy required in the flip-chip assembly process [3] [4] [5] [6] makes it difficult however to scale up and reduce the cost of resulting PICs. Heterogeneous integration through die-to-wafer or wafer-to-wafer bonding has attracted a lot of attention in recent years to overcome this issue, as in this case the critical alignment of the III-V structure to the Si waveguide circuit is realized using wafer-scale lithographic processes. Some foundries are developing a CMOS process flow for the waferscale realization of III-V-on-Si PICs, where III-V dies are first distributed on a temporary carrier, e.g. a Si wafer, by a pick-and-place method and then integrated on the target SiPh wafer (after its front end processing) through wafer bonding, followed by a back-end process flow for the definition of the III-V structures and the back-end metallization stack 7, 8 . In this case, the back-end process flow has to be modified to accommodate the III-V devices.
Also, the compound yield can be affected, as the III-V devices can only be tested after they have been integrated on the SiPh wafer. Also, the simultaneous integration of different III-V materials/devices on a common substrate, while possible 9 , is still challenging.
µTP is a novel integration technique developed by the Rogers group at the University of Illinois in 2004 10, 11 . This technique allows the manipulation of micron-sized thin films / thin film devices and enables the transfer of these thin film devices in a massively parallel manner (ensuring high throughput integration, as a single printing cycle only takes 30-45 seconds) from a source substrate to a target substrate with high alignment accuracy. By using this approach the efficiency of the use of source materials can be significantly improved and different materials/devices can be intimately integrated on a common substrate. This integration moreover requires no modification of the SiPh back-end process flow, except for a local back-end opening where the devices need to be integrated. Similar to the flip-chiplike assembly, µTP allows for pre-fabrication and pre-testing of the devices on its native substrate prior to their integration on a target Si PIC wafer. The technique in principle also provides the possibility of the reuse of the III-V substrate, which can again lead to a cost reduction. In this paper, we review recent results on the heterogeneous integration of III-V lasers and photodiodes on Si PICs through the µTP approach.
II. CONCEPT OF THE µTP TECHNIQUE
The µTP process is schematically illustrated in Fig. 1 . A PDMS stamp with a post array (or a single post) whose size and pitch match those of the device array arranged on the source wafer, is used to pick up and transfer these devices onto a target wafer. The stamp is fabricated through casting PDMS on a Si master mold and laminating is on a glass carrier wafer and enables over 300,000 printing cycles 12 . The release of the pre-fabricated devices from their native substrate is enabled by incorporating a sacrificial layer in the epitaxial layer stack between the device layer and substrate, which can be selectively etched. As indicated in Fig. 1(b) , devices are patterned on the III-V source wafer and are protected with an encapsulation layer (typically a photoresist layer in the case of III-V devices) with local openings to access the release layer, which is then under-etched (using FeCl 3 :H 2 O in the case of InP-based epitaxy), leaving the released devices or material coupons anchored to the substrate by the tether structures. An example of a complex PIC that can be realized using this approach is schematically shown in Fig. 2 , where two III-V-on-Si tunable lasers are co-integrated with micro-heaters and germanium (Ge) PDs by µTP of pre-fabricated III-V amplifier structures in a recess that was defined on the Si PIC.
The pick-up and printing operation are enabled by setting the pealing velocity of the stamp, due to the rate-dependent adhesion strength of the device(s) to the stamp 13 . In the pick-up step, the PDMS stamp is first aligned and laminated to the desired devices on the source wafer and is then pulled back at a high velocity. This results in a relatively high adhesion strength of the devices to the stamp, thereby breaking the tethers and attaching the devices to the stamp. The devices are then aligned to and automatically printed on the target wafer by laminating the stamp to the target wafer and slowly retracting the stamp.
This results in a low adhesion strength between the devices and the stamp and leaves the device attached to the SiPh target wafer (either using Van der Waals forces 14 or with an adhesive bonding agent 15 ) together with the encapsulation layer. The alignment is enabled by locating the center of the co-designed fiducial marks on both the source device and target substrate -as seen through the transparent PDMS stamp -through a pattern recognition function. This way ±1.5 µm (3σ) alignment accuracy is achieved when printing devices in large arrays. We have observed in our experiments that better alignment accuracy can be achieved by reducing the size of the array. If deep sub-micron alignment accuracy is required one can make a compromise by µTP material coupons on the target substrate, followed by a contact UV lithography process 16 , similar to what is done in die-to-wafer bonding approaches. The final processing steps on the Si target wafer then consist in removing the encapsulation, passivating the device and electrically connecting the III-V opto-electronic components to the rest of the PIC.
III.
µTP As the laser cavity has to be formed on the III-V source wafer by etching the facets, an ICP dry etch process was used in the laser definition to have a smooth and vertical sidewall.
A gold mirror deposition on the etched rear facet was applied to enhance the reflectivity.
The footprint of the coupon is 50 × 400 µm 2 . Note that the etching of the InGaAs release In this proof-of-concept demonstration, the devices were printed one by one onto the target SiPh chip without using an adhesive bonding agent. The direct attachment of the III-V on the Si substrate provides an enhanced thermal dissipation due to the high thermal conductivity of Si 25 . Fig. 9(a) shows a microscope image of the resulting PIC with integrated lasers 23 , where the inset depicts the co-designed marks on the III-V laser coupons and the Si photonic target wafer used for the alignment through pattern recognition. 17 out of 20 devices were successfully printed on the target PIC with a resulting absolute alignment accuracy within 1 µm. All of the integrated lasers exhibited lasing and milliwatt-level waveguide-coupled optical power was successfully demonstrated, as shown in Fig. 9(b) . However, the spread on the laser characteristics shows that there is still room for improvement in the laser and coupling uniformity. ized through die-to-wafer bonding require a stringent alignment accuracy (typically less than 300 nm) however 26 . In order to accommodate the alignment accuracy provided by the µTP system, we propose an evanescent coupling taper structure that can tolerate up to 1 µm lateral misalignment. Fig. 10 Next to resulting in a more alignment tolerant design, the structure also shows potential for high saturation power optical amplifiers, due to the reduced confinement in the active region 27, 28 . Fig. 11 shows the coupling efficiency (TE polarization -1.55 µm wavelength) as a function of the length of the III-V taper structure for different DVS-BCB bonding thicknesses with a given lateral misalignment of 1 µm. The III-V taper tip width was set to be 400 nm, while it was found in the simulation that even an 800 nm wide taper allows for complete mode conversion. As ultra-thin DVS-BCB bonding layers can be repeatedly realized in the µTP process, the length of the linear III-V taper structure was decided to be 180 µm, enabling a very alignment-tolerant and process-variation-tolerant coupling. Fig. 12 shows the optical mode conversion over the taper structure, where the lateral displacement is set to be 1 µm. The III-V taper tip is 400 nm wide, the III-V taper structure is 180 µm long and the DVS-BCB bonding layer is 20 nm. As expected the hybrid mode converts to the fundamental Si mode along the taper structure. structure was oriented along the [011] crystal axis 16 . Fig. 13(a) periods and 600 periods for the rear and front DBR, respectively). All of the coupons were successfully printed on the target PIC, as shown in Fig. 15(a) , followed by final metallization through a standard lift-off process. The series resistance of the fabricated devices is about 6 Ω. A waveguide-coupled power over 5 mW is obtained at 20 • C, as the recorded P-I result shows in Fig. 16(a) . The laser spectrum recorded at a bias current 290 mA is illustrated in Fig. 16(b) , showing up to 40 dB side mode suppression ratio. Fig. 20 , revealing a threshold of 70 mA and waveguide-coupled output power over 2 mW at a bias current of 110 mA. A wide wavelength tuning over 48 nm is achieved by adjusting the thermal dissipation in the micro-heaters, as the recorded spectra in Fig. 21 illustrate.
VI. CONCLUSION
µTP is a powerful approach to integrate a variety of opto-electronic components realized in dense arrays on a III-V source wafer on a SiPh target wafer. Such devices include much required III-V SOAs, lasers and photodiodes. The technique enables the intimate integration of different III-V devices within a single PIC. It lends itself very well to the massively parallel integration of these devices, a feature that has not yet been fully exploited though in the demonstrations presented in this paper. In fact nearly every material system/device that can be released from the substrate on which it was fabricated can be micro-transfer-printed. generation, modulation and detection.
